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A6stract- With molecular-scale materials and fabrication techniques recently developed, high-density compnting systems in nannmeter domain emerge. An arraybased nanoarchitecture has been recently proposed based
on nanowires such as carbon nanotuhes (CNTs), silicon
nannwim (SiNWs). High-density nanoarray-based systems
consisting of nanometer-scale elements are likely to have
many imperfections; thus, defect-tolerance is considered as
one of the most significant challenges. In this paper, we
propose a probabilistic yield model for the array-based
nanoarchitecture. The pmpnsed yield model can he used 1) tn
accurately estimate the raw and net array densities, and 2) to
design and optimize mnre defect and fault-tolerant systems
based on the array-based nanoarchitecture.

I. INTRODUCTION
The end of photolithography as the driver for Moore's
Law is predicted within seven to twelve years [l]. Although this might be seen as an ominous development,
nanotechnologies are emerging that are expected to continue the technological revolution [2]. One of the most
promising nanotechnologies is the crossbar-based architecture, a two-dimensional array (nanoarray) formed by
the intersection of two orthogonal sets of parallel and
uniformly-spaced nanometer-sized wires [3], [7],such as
carbon nanotubes (CNTs) and silicon nanowires ( S N W s ) .
Experiments have shown that such wires can be aligned
to construct an array with nanometer-scale spacing using
a form of directed self-assembly.
Recently, DeHon has proposed a promising array-based
nanoarchitecture based on nanowire crossbars, nanoscale
address decoders and microscale global interconnects. In
the proposed architecture, nanowires are organized to form
crossbars, in which crosspoints can be used as FETs or
memory cells. Those crossbars of nanowires can form both
NOR logic planes or OR logic planes [31. Based on that,
any other logic can be realized.
Although we can directly apply a voltage to the
CNTdSiNWs in the array so that we can change the
state or logic of the crosspoint, this will result in a as
lower array density as the density of microscale wire
architecture. So "2-hot" address decoder with imprinted
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Fig. I.

A 4x4 nmo-anay with imprinted panem decode,

pattern during fabrication is used to address the nanoarray
[3]. In [4], one of the state-of-the-art nanoscale address
decoding technique called "h-hot addressing" is reported.
Unlike thc conventional binary address decoding scheme,
', address wires address ZN* address locations,
in which A
only two "hot" (i.e., activated) address wires are required
to acceFs an address location; in other words,
address
locations can be accessed by N,,
address lines, if h = 2.
N, could be as small as O(logN) wires (N is the
number of addressable nanowires), if we use the binary
address decoding scheme; however, if we use such a dense
encoding, a single fault in the address wires could render
half of the array inaccessible. Instead, 2-hot addressing
needs N, = O ( a ) and guarantees that we only lose
O ( a ) wires on any address fault.
In the decoder pattem, where the pattern leaves blank,
the two orthogonal CNTs are contacted to produce a
strongly coupled ET;where the pattem leaves black, the
two crossed wires are kept far enough to prevent coupling

(2)
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Also we need to calculate the length of each address
nanowire. The width taken by each nanowire is W,,,, and
the width taken by each microwire is W,,,,,,
including
pitch. Considering we also have power supply provided by
microwires, so the length of each nanowirelnanotuhe is:

each other. By using this kind of address decoder, we can
access each intersection in the nanoarray.
Nanoarrays offer both an opportunity and a challenge.
The opportunity is to achieve ultra-high density which has
never been achieved by photolithography. The challenge is
to make them defect-tolerant, since high-density systems
consisting of nanometer-scale elements are likely to have
many imperfections. In order to effectively introduce and
evaluate different defect-tolerance techniques for the arraybased nanoarchitecture, a realistic yield model should be
developed.
In [3], DeHon also proposed a simple yield model
for the proposed array-based nanoarchitecture. In this
paper, we will further improve and extend DeHon's basic
model by: 1) Introducing more defect factors to make
the model more practical, 2) Using a more general h hotaddressing technique to make the model more flexible, and 3 ) Modifying the model to be more accurate so
that the number of core nanowires N can he continuous
value instead of some discrete value.
By using the proposed extended yield model, we can
accurately estimate both raw and net array densities. Also,
different defect tolerance techniques for the proposed
architecture can be compared so that quantitative design
and optimization can be done based on that.

+ ( 2 . N , + N ) . W,,,,

L = 4 , N , W,,,,,

(I)

Considering the current manufacturing process, we assume
that the W,,,
= 2O.W,,,,.
In the following discussion,
we use nanowire width as unit length of 1 and scale down
the W,,,,,
by the nanowire width.
From the architecture, we can see there is only one
junction to microwire in each address line. So for a single
address nanowire to yield
Pholf-odd

=

(1 - p m ) ) . (1- 9 )L
.(I

~

p,,)*'

'

(1 - %p)*'

(2)

If we further look at the array architecture, we need
to account the upper and lower decoders to address a
nanowire in the array core. This means we must have a
pair of functional address nanowires to correctly address
one core nanowire. So the yield should he modified to:
2

Padd = Phalf-add.

Second, we need to calculate the yield for a single
nanowire in the array core. For each core nanowire, there
are 2h N blank blocks (FETs) in the core array and
decoder. Also there are 2 . ( N o - h ) black blocks in the
decoder area and 2 junctions with microwires. So the yield
for a single core nanowire is:

11. YIELD MODELING
Let us consider a single array core with N nano wires
and N , micro address lines and using the h-hot addressing
scheme. In order to get the yield for the single element
array, we need to identify how many different factors
many impact the yield, first. The following factors are
considered in this paper: 1) Nanowire crosspoint foils: In
the array, the crosspoint of two nanowirelnanotube can
work as a FET [ 3 ] and the connection has a probability Pnj
that the physical character of the junction is sufficiently
poor as to be defective, 2) Contact between nanowire and
microwire fails: The microwires are used to address the
crosspoint in the nanoarray and provide power supply. So
the contact also has a probability Pmj to be defective, 3 )
Decoder pattem fails: In the nanoarray, a decoder pattern
that is customized during directed self-assembly is used
to program the array (see Figure I). The black blocks are
used to keep two crossing nanowires far away enough to
interfere each other. For those black blocks, Pbp is the
probability, to be defective, and 4) LengrWBreakfuils: With
probability 4 , there is an open or short in a nanowire.
First, we need to calculate the yield of a single addressable nanowire. In a single decoder row or column,
there are total h . N blank hlocks(FETs). So for each
addressable nanowire there are & I = ( h .N),", FETs in
the decoder sections. As well as there are N , . N - h .N
black blocks in the decoder and for each address wire,
there are QZ = ( N , . N - h . N ) / N , black blocks.

+

Pcore-wire

=

(1 - P m j ) 2 ' (1- 4 ) L

.(I - pn3. ) @ h + N )
.(I - pbp)2.(Na-h)

(3)

If using a h - hot addressing technique, the number of
lines can be addressed by N , address lines is:

Then, let us calculate the expectation of how many core
nanowires in the rows are addressable by N , address lines:

where the C ( N ,M ) is the number of combinations of
taking M things from N at a time. And then we can
calculate the net row yield Yield,,,:
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Fig. 2.

Xeld of single nanoarray versus m y size with 3-hat addressing Fig. 3. Maximum functional bits c m be achieved with 3-hat addressing

This is about the row yield, by symmetry, we can get the
column yield all the same way. Thus the final yield of the
array core is:

Yield,,,,

= Yield,,,

. Yieldcol,,,

data, we can accurately estimate the yield and subarray
density. Also, we can compare the efficiency of different
fault tolerance techniques.

(7)
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Based on current reports [SI, [12] on the reliable growth
of SiNWs and yield of junctions, we assume the Pni from
0.0002 to 0.0005 as well as the Pbp and Pmjand assume
4 from 0.00001 to 0.0001. We can also calculate the
maximum number of functional bits in the array and find
o u t the optimal p o i n t by the equation:
Qfunctian-bits

= Yield,,,,

.N 2

. .

~~

(8)

If we choose h = 3 (i.e., 3-hot addressing scheme), the
results are showing in Figures (2) and (3).
From figure (3), we can conclude that the maximum
density can be achieved approximately at N = 700, 450,
250 and 200, respectively.
111. CONCLUSION

In this draft, We have introduced various defect parameters such as the crosspoint failure rate, nano-wire to
micro-wire connection failure rate, decoder failure rate,
etc. Based on those characterized defects, a comprehensive
probabilistic yield model for the array-based nanoarchitecture bas been proposed and verified. Then we have
used a series of numerical simulations to obtain simulation
results such as the nano array yields and submay densities
using a wide variety of parameter sets. Also we introduce
a way to find the optimal subarray density, in which
we can achieve the largest number of functional bits
in the submay. Finally, we compare the results from
different h - hotaddressing schemes. Using the proposed
probabilistic yield model and some experimentahdustry
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